

Bergische Universität Wuppertal

Fachbereich Mathematik und Naturwissenschaften

Lehrstuhl für Angewandte Mathematik und Numerische Mathematik

Preprint BUW-AMNA 04/08

Andreas Bartel, Uwe Feldmann

# Modeling and Simulation for Thermal-Electric Coupling in an SOI-Circuit

September 2004

http://www.math.uni-wuppertal.de/org/Num/

# Modeling and Simulation for Thermal-Electric Coupling in an SOI-Circuit

Andreas Bartel<sup>1</sup> and Uwe Feldmann<sup>2</sup>

<sup>1</sup> Lehrstuhl f
ür Angewandte Mathematik/Numerische Analysis, Universit
ät Wuppertal, D-42097 Wuppertal, Germany, bartel@math.uni-wuppertal.de

<sup>2</sup> Infineon Technologies AG, Balanstr. 73, D-81541 München, Germany, Uwe.Feldmann@infineon.com

**Summary.** In Silicon on Insulator (SOI) circuits thermal effects are of particular relevance due to restricted cooling via the substrate. The accompanied thermal network enables to include one dimensional heat conduction effects to the lumped electric network equations. In this framework for thermal-electric coupling, we model an industrial-like benchmark based on a simple ring oscillator circuit. This is to picture abstractly the on-chip behavior by simple means. After a rough description of an applied simulation technique multirate results for this example are given. These underline the huge saving potential according to the widely separated timescales of electric networks and heat conduction.

**Key words:** Electric circuit simulation, heat conduction, temperature dependence, parabolic partial differential algebraic equations.

## 1 Introduction

Due to miniaturization of devices and the increasing package densities, the dissipated power per chip area increases. Since semiconducting devices and interconnects in chip technology are temperature sensitive and even may be destroyed in hot spots, it is important to include the heat evolution into circuit analysis. Usually, this is done by thermal networks, which include the local temperature and its cooling towards environment. Since this cooling is limited especially in SOI (Silicon on Insulator) technologies, the heat conduction phenomenon becomes more pronounced. And this is aggravated by decreasing spacing between devices in higher package densities.

Therefore, an approach to include one dimensional thermal effects is introduced in the next section. It is the so-called accompanying thermal network (AN), which completes the network equations. As a benchmark example we then discuss a ring oscillator circuit and its thermal description using the AN. The fourth section presents numerical results, which are computed by exploiting the multirate setting of this system. Finally we draw some conclusions.

### 2 Mathematical Model

To extend the more or less standard lumped thermal approach for modeling heat conduction, a spatial model needs to be provided. As a first step towards full 3D-modeling, the accompanied thermal network (AN) [BaGü03, Ba03] includes heat conduction in one spatial dimension. These can be macro-structures on chip into any preferred direction of conduction: for instance, cell arrays, interconnects, or others. Also one can picture this model as order reduced real world, where a designer has specified macro-structures. In power circuits with a relatively small number of power dissipators, such an order reduction can be performed on the set of equations, see [WCSW97].

To have both lumped and spatial 1D-thermal element models, the AN needs to couple both descriptions. The interface is established by a flux condition, which enables the use of standard schemes for setting up equations within this formulation. For the overall thermal-electric problem, we obtain the system of equations in Box 1. The concurring systems are the following: first we have the common electric network equations [Ti99] in terms of the node voltages **u** and branch currents  $\boldsymbol{\jmath}_L, \boldsymbol{\jmath}_V$  (with topology **A**); the second part, the AN, is basically a coupled system of energy balance equations for both types of elements; these use 1D and 0D temperatures **T** and  $\hat{\mathbf{T}}$ , respectively. The temperatures enter the network equations via parameters of the

Box	1:	Coupled thermal-electric problem.				
electric	network: (DAE-IVP)	$\mathbf{A} = (\mathbf{A}_C, \mathbf{A}_G, \mathbf{A}_L, \mathbf{A}_S, \mathbf{A}_I, \mathbf{A}_V)$				
	$0 = \mathbf{A}_C \mathbf{\dot{q}}(\mathbf{A}_C^\top \mathbf{u}(t))$	$+ \mathbf{A}_{G}\mathbf{r}(\mathbf{A}_{G}^{\top}\mathbf{u}(t), \mathbf{T}^{\mathrm{br}}, \mathbf{F}) + \mathbf{A}_{L}\boldsymbol{\jmath}_{L}(t)$				
	$+ \mathbf{A}_{S} \boldsymbol{j}(A)$	$\mathbf{A}_{C}^{\top}\mathbf{u}, \left[\mathbf{T}^{\mathrm{br}}, \mathbf{F}\right]) + \mathbf{A}_{I}\boldsymbol{\imath}(t) + \mathbf{A}_{V}\boldsymbol{\jmath}_{V}(t)$				
	$0 = \dot{\boldsymbol{\phi}}(\boldsymbol{\jmath}_L(t)) - \mathbf{A}_L^{\!\top}$	$\mathbf{u}(t)$				
	$0 = \mathbf{A}_V^\top \mathbf{u}(t) - \boldsymbol{v}(t)$	(1a)				
(IV)	$\mathbf{x}(t_0) = (\mathbf{u}_0, \boldsymbol{\jmath}_{L,0}, \boldsymbol{\jmath}_{V,0})$	$^{\top}$ (1b)				
coupling	g interface: $(\lambda_P = \lambda_P)$	$(oldsymbol{j}_L,oldsymbol{j}_V)ig)$				
$\mathbf{P}_{\mathrm{tr}},$	$\mathbf{P}_{\mathrm{lp}}^{\top} = \mathbf{P} = \mathrm{diag} \ \mathbf{K} \boldsymbol{\lambda}_{P} \ \mathbf{A}$	$^{\top}_{\text{tp}}\mathbf{u},  \mathbf{F} = \mathbf{F}(\mathbf{T}),  \mathbf{T}^{\text{br}} = \mathbf{Q}^{\top}\widehat{\mathbf{T}} $ (1c)				
thermal	network: (PDAE-BIVP)	$i=1,\ldots,m$				
(1D) .	$M_i \dot{T}_i(x,t) = \partial_x \Lambda_i \partial_x T_i(x,t)$	) $-\gamma S_i \cdot (T_i(x,t) - T_{env}) + \widetilde{P}_i(x,t)$ (1d)				
	$\widetilde{P}_{i}(x,t) = \sum_{k=k_{i}}^{l_{i}} \boxed{P_{\mathrm{tr},k}(t)}$	$\frac{\widetilde{\rho}_k(x,T_i)}{R_k(t,T_i)},  R_k = \int_0^1 \widetilde{\rho}_k(x,T_i(x,.)) \mathrm{d}x  (1e)$				
(0D)	$\widehat{\mathbf{M}}\dot{\widehat{\mathbf{T}}}(t) = \mathbf{A}_{\mathrm{AN}} \begin{array}{c} \boldsymbol{\Lambda}(0)\partial_{a} \\ -\boldsymbol{\Lambda}(1)\partial_{a} \end{array}$	$\frac{\mathbf{T}(0,t)}{\mathbf{T}(1,t)} - \gamma \widehat{\mathbf{S}}(\widehat{\mathbf{T}} - T_{\text{env}} \mathbb{1}_k) + \mathbf{Q} \boxed{\mathbf{P}_{\text{lp}}(t)}  (1\text{f})$				
(BC)	$ \begin{array}{l} \mathbf{T}(0,t) \\ \mathbf{T}(1,t) \end{array} = \mathbf{A}_{\mathrm{AN}}^\top \widehat{\mathbf{T}}(t) \end{array} $	(1g)				
(IC)	$\mathbf{T}(x,0) = \mathbf{T}_0(x) \ge T_{\rm env}$	$\mathbb{1}_m \qquad \qquad \widehat{\mathbf{T}}(0) = \widehat{\mathbf{T}}_0 \ge T_{\text{env}} \mathbb{1}_m  (1\text{h})$				

static part (using branch temperatures  $\mathbf{T}^{br}$  and functionals  $\mathbf{F} - \mathbf{Q}$  identifies the according thermal 0D-unit for the thermally lumped electric elements); vice versa, the dissipated powers P of passive electric elements ( $\mathbf{A}_{tp}$ ) yield source terms for the AN. – The existence of solutions of this system and its well-posedness will be the topic of [BaGJ04].

## 3 AN for SOI Circuits

In the following, we construct a benchmark to reflect the complex on-chip behavior of SOI circuits in a simplified way. One main component is a standard ring oscillator, which is composed CMOS-inverters in SOI technology as depicted in Fig. 1. In the left-hand part, several inverters are connected in



Fig. 1. Industrial benchmark – electric network.

feed back configuration to form an autonomous oscillator. This unit drives a cascade of inverter stages in the right-hand part. In total, this configuration may model an inner chip signal-flow (e.g. a critical path): part one provides the logic or analog functionality, while part two serves for signal amplification or for driving output signals. For simplicity, the involved CMOS-inverters are here described using the standard level-1 transistor model of Shichman-Hodges [ShHo68]. Consequently, the benchmark circuit in Fig. 1 represents a network of basic elements, where semiconducting devices are replaced by capacitances, diodes and controlled current sources.

Here the major temperature T dependence is given by the mobility of charge carriers. It enters the system by the scaling factor  $\beta$  of the controlled current source modeling the transistor channel between drain and source

 $i_{ds}(u_{gate}, u_{source}, u_{drain}, u_{bulk}, T) = \beta(T) \cdot \hat{i}_{ds}(u_{gate}, u_{source}, u_{drain}, u_{bulk}),$ 

(with  $u_{aate}, u_{source}, u_{drain}, u_{bulk}$ : potential of gate, source, drain, bulk node)

$$\beta = \mu(T) \cdot C'_{ox} W/L,$$

where mobility  $\mu$  strongly depends on device temperature T; W and L refer to the transistor's width and length, and capacitance  $C'_{ox}$  is the capacitance per unit area for the oxide layer between gate and channel (see Box 2). Now, mobility decreases with temperature nonlinearly, which can be approximated as [MaAn93]

$$\mu(T) = \mu(300 \,\mathrm{K}) \left(\frac{T}{300 \,\mathrm{K}}\right)^{-1.5}.$$

In this example, the concurring p- and n-type devices (in CMOS technology) are electrically separated in one-dimensional arrays. Since the thermal and electric insulation comes along with each other, we have in first order only a thermal link for transistors of the same type. Heat transfer to the bottom of the chip is small here due to high thermal resistance of the insulating oxide layer in SOI technology. Therefore the AN for this example consists of two decoupled 1D-lines following the arrays of n- and p-type transistors. The situation is sketched in Fig. 2; the dotted lines signify the electrical connection



Fig. 2. Thermal 1D-lines.

to recognize the layout of this benchmark circuit. The devices' main currents pass just below the gates, through the channel area. There the main power is dissipated. Since the driver-units are scaled to amplify electric signals, we expect a large heat production there. This will further heat the remaining circuit, and cause a signal delay in the oscillatory part.

For simplicity, we consider a reasonably sized test circuit with only three inverter stages in the oscillator and a cascade of five bootstrap inverters. The latter are scaled to drive the load capacitance (see Fig. 1). The scaling is applied to the width for both n- and p-type transistors and takes the following values from left-to-right: 1, 2, 5, 10, 25.

To form a thermal-electric coupling the geometric data of the 1D-line are necessary. Here we assume that successive devices are spaced by a distance of  $4 W_n (= 2\mu m)$ , where  $W_n$  is the width of n-channel device in the oscillator (see Box 2). Oscillator and driver unit are separated by an additional spacing of distance  $8 W_n$ .

In this setup, the driver stages exhibit a thermal 1D-extension, which excites the ring oscillator stages. Therefore the formation of a special 0D-unit is inappropriate and we embed the driver stages to the 1D-lines. Consequently, the two 1D-lines in the AN have attached artificial 0D-units [Ba03], which form a zero flux condition (von-Neumann BC).

For the electric-to-thermal coupling, we equally distribute the (lumped) dissipated power on the respective transistor's location (width): for type  $i \in \{n, p\}$  and the kth device in line, we have

Modeling and Simulation for Thermal-Electric Coupling in an SOI-Circuit

Box 2:	Typical Parameter for Shichman-Hodges.						
Geometric parameters:							
width:	$W_n = 0.5 \mu\mathrm{m}$	$W_p = 1.5 \mu\mathrm{m}$					
length:	$L = 0.2 \mu\mathrm{m}$						
thickness channel-gate oxide	: $t_{ox} = 3.0  \text{nm}$						
thickness buried oxide:	$t_{box} = 34.5 \mathrm{nm}$						
Model parameters:							
mobility:	$u_n(300) = 400 \mathrm{cm}^2/(\mathrm{Vs})$	$\mu_p(300) = 130 \mathrm{cm}^2/(\mathrm{Vs})$					
thres. voltage (enhanced):	$V_{th}^n = +250 \mathrm{mV}$	$V_{th}^p = -250 \mathrm{mV}$					
overlap capacitance per widt	th: $C'_{ov} = 0.4 \mathrm{nF/m}$						
junction capacitance per width: $C'_{j} = 2.0 \mathrm{nF/m}$							
saturation current:	$I_S = 1.0 \cdot 10^{-15} \text{A}$						

$$P_{i,k} = \imath_{ds}^{i,k} \cdot u_{ds}^{i,k}$$

with the corresponding 1D-indicator function  $\tilde{\rho} = \chi_{i,k}$  (this simply locates the device in 1D-line segment). In this way, we obtain the continuous thermal model, equation (1d), where the local power source term is given as

$$\widetilde{P}_{i}(x,t) = \sum_{k=1}^{s} P_{i,k}(t) \cdot \frac{\chi_{i,k}(x)}{R_{i,k}}, \qquad R_{i,k}(=W_{i,k}) = \int_{0}^{1} \chi_{i,k}(x) \,\mathrm{d}x$$

for the two lines  $(i \in \{n, p\})$  and a total number of s = 8 inverter stages. In turn, the lumped temperatures can be obtained by averaging the temperature with the indicator function as weight (thermal-to-electric coupling). Thus mobilities are obtained by evaluation at the derived temperature.

The second source term in (1d) is cooling. It is proportional to the local surface (perimeter) S. Here several sides of the 1D-line are covered by oxide limiting the heat flow to environment. But there are additional electric contacts at the devices. These metal interfaces can be treated as additional surfaces whose transmission coefficient  $\gamma$  is several orders of magnitude larger.

The next step is discretization. A simple and applied choice are finite volumes; these fit to the AN-setting: each device and each interspacing gets an own cell, cf. Fig. 2, giving a rough scale of thermal resolution. Here the device's total length is condensed to a point in the 1D-line, the width is represented by the according line segment. Parameters for this benchmark circuit are summarized in Box 3.

Box 3:	THERMAL RING OSCILLATOR.
$\frac{\text{Geometry}}{\text{load capacitance: } C_L = 200 \text{ pF}}$	$\frac{1\text{D-quantities}}{\text{heat mass (Si): } M = 3.5  10^{-8}  \text{J/m K}}$
surface: $\gamma S = 2.4 \mu \text{W/mK} (+4.8  10^{-2})$	conductivity: $\Lambda = 3.18  10^{-12}  \text{Wm/K}$

#### 4 Simulation Results

To enable a simple inclusion and coupling to a circuit simulator, we consider for the semi-discretized system a co-simulation approach. The spatially discrete system does not suffer from contraction conditions [ArGü00] due to DAE effects [Ba03], and enables a multirate procedure, where iteration is not necessary. To this end, an energy coupling is formed [DeTü99, Ba03]: additionally the dissipated powers are integrated together with the network equations

$$\dot{E} = \imath_{ds} \cdot u_{ds}, \quad E(0) = 0$$

over a communication step H ([0, H], for simplicity). Here temperature is kept fix (or can be extrapolated). In a second step, this energy is transmitted to the AN and is equally distributed in time during the computation of the temperature. Due to on-chip dimensions, capacitances in the network equations are tiny and yield small time constants. Thus the network-power equations form a multiscaled subsystem, and rescaling is necessary.

Next, we discuss simulation. The ring oscillator begins its autonomous oscillation fast (its shape depends on the parameters). With varying temperature, signals will traverse the circuit with different speed due to the temperature dependence of mobility. – This can be seen in the output signals in Fig. 4: a lower temperature at an early time and a higher temperature at a later time. Clearly, the two signals diverge.

For MATLAB simulations, we scaled both thermal mass (M) and heat conduction  $(\Lambda)$  by a factor of 1/50 and 10, respectively. This enlarges the thermal electric coupling and gives a harder numerical problem to solve, but we needed smaller simulation times to recognize thermal effects. Here the time window [0s, 50ns] is considered. For the time-integration, MATLAB routine ode15s was employed. Now, Fig. 3 depicts the overall temperature evolution and a startup-phase. Furthermore, Fig. 4 gives the output signal at the first inverter, showing the temperature dependence of the electric signal. Inclusion



Fig. 3. Temperature distribution [0.s, 50.ns] (left), startup [0.s, 0.2ns] (right).

of temperature effects is indeed necessary in simulation, since their impact on signal delays is significant and may even cause malfunctions of the chip.



Fig. 4. Output inverter (no. 1): [0.s, 1.ns] (left), [49.ns, 50.ns] (right).

In Fig. 3 (right), we see the development of the temperature in our benchmark at a very early time. We can precisely identify the devices in our line, and we recognize the scaling and spacing of the devices. Actually, the larger p-channel devices are depicted, here.

Next, we can compare these singlerate computation (all-at-once) with results from the multirate co-simulation. Here we have chosen a communication step of 0.2 ns. At the final time, we obtain a very good agreement of both temperatures, see Fig. 5 – the error is less then 0.16 K. Since model evaluation is the most costly part in circuit simulation, we contrast the number of time



Fig. 5. Comparison: Singlerate 'o' vs. Multirate 'x'.

steps for both algorithms in Tab. 1. Indeed multirating is achieved. Notice, per communication step there is only about one step of the AN solver necessary; actually, the remaining four steps are all spent in the startup phase. Therefore due to averaging an order two method based on the mid-point rule can be constructed [Ba03]. However, recall that this multirating has its price. Additionally to the electric network, the energy equations have to be integrated. Fortunately, there was no iteration necessary for getting these accurate results.

 Table 1. Results: Singlerate vs. Multirate

		steps	commsteps
single-rate	(total)	70 924	_
multi-rate co-simulation	(network) $(heat)$	71 630 129	125

### 5 Conclusions

We have addressed the multirate behavior of the thermal-electric problem in our benchmark circuit. Since the discretized coupled system with energy coupling does not suffer from additional contractivity conditions in co-simulation, an adapted multirate strategy is applicable. Numerical tests for this benchmark example verify that indeed multirate is achieved.

Acknowledgement. This work is part of the project "Numerische Simulation von elektrischen Netzwerken mit Wärmeleitungseffekten" (03GUM3W1) supported by the German Federal Ministry of Education and Research.

### References

- [ArGü00] Arnold, M., Günther, M.: Preconditioned dynamic iteration for coupled differential algebraic systems. BIT, 41:1, 1–25 (2000).
- [Ba03] Bartel, A.: Partial Differential-Algebraic Models in Chip Design Thermal and Semiconductor Problems. PhD Thesis, Technische Universität München (2003).
- [BaGü03] Bartel, A., Günther, M.: From SOI to abstract electric-thermal-1D multiscale modeling for first order thermal effects. Math. Comput. Modell. Dynam. Syst., 9:1, 25–44 (2003).
- [BaGJ04] Bartel, A., Günther, M., Jüngel, A.: Existence analysis for a thermalelectric problem. In preparation.
- [DeTü99] Deml, Ch., Türkes, P.: Fast Simulation Technique for Power Electronic Circuits with Widely Different Time Constants. IEEE Transactions on Industry Applications 35:3, 657–662 (1999).
- [MaAn93] Massobrio, G., Antognetti, P.: Semiconductor Device Modeling with SPICE, 2nd ed., McGraw-Hill, New York (1993).
- [ShHo68] Shichman, H. and Hodges, D. A.: Insulated-gate field-effect transistor switching circuits. IEEE J. Solid State Circuits SC-3, 285–289 (1968).
- [Ti99] Tischendorf, C.: Topological index calculation of differential-algebraic equations in circuit simulation. Surv. Math. Ind. 8, 187–199 (1999).
- [WCSW97] Wünsche, W., Clauß Ch., Schwarz, P., Winkler, F.: Electro-Thermal Circuit Simulation Using Simulator Coupling. IEEE Trans. VLSI Syst. 5:3, 277– 282 (1997).